

## INA219 具有 I<sup>2</sup>C 接口的零漂移双向电流/功率监测计

### 1 特性

- 感测的总线电压范围：0V 至 26V
- 报告电流、电压、和功率
- 16 个可编程地址
- 高精度：整个温度范围内的精度为 0.5%（最大值）(INA219B)
- 滤波选项
- 校准寄存器
- 小外形尺寸晶体管 (SOT) 23-8 和小外形尺寸集成电路 (SOIC)-8 封装

### 2 应用范围

- 服务器
- 电信设备
- 笔记本电脑
- 电源管理
- 电池充电器
- 焊接设备
- 电源
- 测试设备

### 3 说明

INA219 是一款具备 I<sup>2</sup>C 或 SMBUS 兼容接口的分流器和功率监测计。该器件监测分流器电压降和总线电源电压，转换次数和滤波选项可通过编程设定。可编程校准值与内部乘法器相结合，支持直接读取电流值（单位：安培）。通过附加乘法寄存器可计算功率（单位：瓦）。I<sup>2</sup>C 或 SMBUS 兼容接口具有 16 个可编程地址。

INA219 提供两种级别：A 级和 B 级。B 级型号的精度更高且精密规范更加严格。


INA219 可在 0V 至 26V 范围内感测总线中的分压。该器件由 3V 至 5.5V 单电源供电，电源的最大功耗为 1mA。INA219 的工作温度范围为 -40°C 至 125°C。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
INA219	SOIC (8)	3.91mm x 4.90mm
	SOT-23 (8)	1.63mm x 2.90mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

简化电路原理图



Copyright © 2016, Texas Instruments Incorporated



## 目录

<b>1</b>	特性 .....	<b>1</b>	8.3	Feature Description .....	<b>9</b>
<b>2</b>	应用范围 .....	<b>1</b>	8.4	Device Functional Modes .....	<b>11</b>
<b>3</b>	说明 .....	<b>1</b>	8.5	Programming .....	<b>12</b>
<b>4</b>	修订历史记录 .....	<b>2</b>	8.6	Register Maps .....	<b>18</b>
<b>5</b>	<b>Related Products</b> .....	<b>3</b>	<b>9</b>	<b>Application and Implementation</b> .....	<b>25</b>
<b>6</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	9.1	Application Information .....	<b>25</b>
<b>7</b>	<b>Specifications</b> .....	<b>4</b>	9.2	Typical Application .....	<b>25</b>
7.1	Absolute Maximum Ratings .....	<b>4</b>	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>27</b>
7.2	ESD Ratings .....	<b>4</b>	<b>11</b>	<b>Layout</b> .....	<b>27</b>
7.3	Recommended Operating Conditions .....	<b>4</b>	11.1	Layout Guidelines .....	<b>27</b>
7.4	Thermal Information .....	<b>4</b>	11.2	Layout Example .....	<b>27</b>
7.5	Electrical Characteristics .....	<b>5</b>	<b>12</b>	<b>器件和文档支持</b> .....	<b>28</b>
7.6	Bus Timing Diagram Definitions .....	<b>6</b>	12.1	社区资源 .....	<b>28</b>
7.7	Typical Characteristics .....	<b>7</b>	12.2	商标 .....	<b>28</b>
<b>8</b>	<b>Detailed Description</b> .....	<b>9</b>	12.3	静电放电警告 .....	<b>28</b>
8.1	Overview .....	<b>9</b>	12.4	Glossary .....	<b>28</b>
8.2	Functional Block Diagram .....	<b>9</b>	<b>13</b>	<b>机械、封装和可订购信息</b> .....	<b>28</b>

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

<b>Changes from Revision F (September 2011) to Revision G</b>	<b>Page</b>
• 已添加 <i>ESD</i> 额定值表，特性描述部分，器件功能模式，应用和实施部分，电源相关建议部分，布局部分，器件和文档支持部分以及机械、封装和可订购信息部分 .....	<b>1</b>
• Updated <i>Bus Timing Diagram Definitions</i> table. I <sup>2</sup> C timing table values were previously based on simulation and not characterized .....	<b>6</b>

<b>Changes from Revision E (September 2010) to Revision F</b>	<b>Page</b>
• Changed step 5 and step 6 values in <a href="#">Table 8</a> .....	<b>26</b>

<b>Changes from Revision D (September 2010) to Revision E</b>	<b>Page</b>
• Updated <i>Packaging Information</i> table .....	<b>3</b>

## 5 Related Products

DEVICE	DESCRIPTION
<a href="#">INA209</a>	Current/power monitor with watchdog, peak-hold, and fast comparator functions
<a href="#">INA210</a> , <a href="#">INA211</a> , <a href="#">INA212</a> , <a href="#">INA213</a> , <a href="#">INA214</a>	Zero-drift, low-cost, analog current shunt monitor series in small package

## 6 Pin Configuration and Functions



### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	SOT-23	SOIC		
IN+	1	8	Analog Input	Positive differential shunt voltage. Connect to positive side of shunt resistor.
IN-	2	7	Analog Input	Negative differential shunt voltage. Connect to negative side of shunt resistor. Bus voltage is measured from this pin to ground.
GND	3	6	Analog	Ground
V <sub>s</sub>	4	5	Analog	Power supply, 3 to 5.5 V
SCL	5	4	Digital Input	Serial bus clock line
SDA	6	3	Digital I/O	Serial bus data line
A0	7	2	Digital Input	Address pin. <a href="#">Table 1</a> shows pin settings and corresponding addresses.
A1	8	1	Digital Input	Address pin. <a href="#">Table 1</a> shows pin settings and corresponding addresses.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>S</sub>	Supply voltage		6	V
Analog Inputs IN+, IN-	Differential (V <sub>IN+</sub> – V <sub>IN-</sub> ) <sup>(2)</sup>	–26	26	V
	Common-mode (V <sub>IN+</sub> + V <sub>IN-</sub> ) / 2	–0.3	26	V
SDA		GND – 0.3	6	V
SCL		GND – 0.3	V <sub>S</sub> + 0.3	V
Input current into any pin			5	mA
Open-drain digital output current			10	mA
Operating temperature		–40	125	°C
T <sub>J</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) V<sub>IN+</sub> and V<sub>IN-</sub> may have a differential voltage of –26 to 26 V; however, the voltage at these pins must not exceed the range –0.3 to 26 V.

### 7.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±4000
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±750
		Machine Model (MM)	±200

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V <sub>CM</sub>		12		V
V <sub>S</sub>		3.3		V
T <sub>A</sub>	–25		85	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		INA219		UNIT
		D (SOIC)	DCN (SOT)	
		8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	111.3	135.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	55.9	68.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	52	48.9	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	10.7	9.9	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	51.5	48.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics:

At  $T_A = 25^\circ\text{C}$ ,  $V_S = 3.3\text{ V}$ ,  $V_{IN+} = 12\text{V}$ ,  $V_{SHUNT} = (V_{IN+} - V_{IN-}) = 32\text{ mV}$ ,  $\text{PGA} = /1$ , and  $\text{BRNG}^{(1)} = 1$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	INA219A			INA219B			UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX		
<b>INPUT</b>									
$V_{SHUNT}$	Full-scale current sense (input) voltage range	PGA = /1	0		±40	0		±40	mV
		PGA = /2	0		±80	0		±80	mV
		PGA = /4	0		±160	0		±160	mV
		PGA = /8	0		±320	0		±320	mV
Bus voltage (input voltage) range <sup>(2)</sup>		BRNG = 1	0		32	0		32	V
		BRNG = 0	0		16	0		16	V
CMRR	Common-mode rejection	$V_{IN+} = 0$ to 26 V	100	120		100	120		dB
$V_{OS}$	Offset voltage, RTI <sup>(3)</sup>  vs Temperature	PGA = /1		±10	±100		±10	±50 <sup>(4)</sup>	µV
		PGA = /2		±20	±125		±20	±75 <sup>(4)</sup>	µV
		PGA = /4		±30	±150		±30	±75 <sup>(4)</sup>	µV
		PGA = /8		±40	±200		±40	±100 <sup>(4)</sup>	µV
		$T_A = -25^\circ\text{C}$ to $85^\circ\text{C}$		0.1			0.1		
PSRR	vs Power Supply	$V_S = 3$ to 5.5 V		10			10		µV/V
	Current sense gain error vs Temperature	$T_A = -25^\circ\text{C}$ to $85^\circ\text{C}$		±40			±40		m%
	IN+ pin input bias current	Active mode		20			20		µA
	IN– pin input bias current    $V_{IN-}$ pin input impedance	Active mode		20    320			20    320		µA    kΩ
	IN+ pin input leakage <sup>(5)</sup>	Power-down mode		0.1	±0.5		0.1	±0.5	µA
	IN– pin input leakage <sup>(5)</sup>	Power-down mode		0.1	±0.5		0.1	±0.5	µA
<b>DC ACCURACY</b>									
	ADC basic resolution			12			12		bits
	Shunt voltage, 1 LSB step size			10			10		µV
	Bus voltage, 1 LSB step size			4			4		mV
	Current measurement error  over Temperature			±0.2%	±0.5%		±0.2%	±0.3% <sup>(4)</sup>	
		$T_A = -25^\circ\text{C}$ to $85^\circ\text{C}$				±1%		±0.5% <sup>(4)</sup>	
	Bus voltage measurement error over Temperature			±0.2%	±0.5%		±0.2%	±0.5%	
		$T_A = -25^\circ\text{C}$ to $85^\circ\text{C}$				±1%		±1%	
	Differential nonlinearity			±0.1			±0.1		LSB
<b>ADC TIMING</b>									
ADC conversion time	12 bit			532	586		532	586	µs
	11 bit			276	304		276	304	µs
	10 bit			148	163		148	163	µs
	9 bit			84	93		84	93	µs
	Minimum convert input low time			4			4		µs
<b>SMBus</b>									
	SMBus timeout <sup>(6)</sup>			28	35		28	35	ms
<b>DIGITAL INPUTS (SDA as Input, SCL, A0, A1)</b>									
	Input capacitance			3			3		pF
	Leakage input current	$0 \leq V_{IN} \leq V_S$		0.1	1		0.1	1	µA
	$V_{IH}$ input logic level			0.7 ( $V_S$ )		6	0.7 ( $V_S$ )		6
	$V_{IL}$ input logic level			–0.3	0.3 ( $V_S$ )		–0.3	0.3 ( $V_S$ )	V

(1) BRNG is bit 13 of the Configuration register 00h in [Figure 19](#).

(2) This parameter only expresses the full-scale range of the ADC scaling. In no event should more than 26 V be applied to this device.

(3) Referred-to-input (RTI)

(4) Indicates improved specifications of the INA219B.

(5) Input leakage is positive (current flowing into the pin) for the conditions shown at the top of the table. Negative leakage currents can occur under different input conditions.

(6) SMBus timeout in the INA219 resets the interface any time SCL or SDA is low for over 28 ms.

**Electrical Characteristics: (continued)**


At  $T_A = 25^\circ\text{C}$ ,  $V_S = 3.3\text{ V}$ ,  $V_{IN+} = 12\text{V}$ ,  $V_{SHUNT} = (V_{IN+} - V_{IN-}) = 32\text{ mV}$ ,  $\text{PGA} = /1$ , and  $\text{BRNG}^{(1)} = 1$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	INA219A			INA219B			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
Hysteresis			500			500		mV
<b>OPEN-DRAIN DIGITAL OUTPUTS (SDA)</b>								
Logic 0 output level	$I_{\text{SINK}} = 3\text{ mA}$		0.15	0.4		0.15	0.4	V
High-level output leakage current	$V_{\text{OUT}} = V_S$		0.1	1		0.1	1	$\mu\text{A}$
<b>POWER SUPPLY</b>								
Operating supply range		3		5.5	3		5.5	V
Quiescent current			0.7	1		0.7	1	mA
Quiescent current, power-down mode			6	15		6	15	$\mu\text{A}$
Power-on reset threshold			2			2		V

**7.6 Bus Timing Diagram Definitions<sup>(1)</sup>**

		FAST MODE		HIGH-SPEED MODE		UNIT
		MIN	MAX	MIN	MAX	
$f_{\text{SCL}}$	SCL operating frequency	0.001	0.4	0.001	2.56	MHz
$t_{\text{(BUF)}}$	Bus free time between STOP and START condition	1300		160		ns
$t_{\text{(HDSTA)}}$	Hold time after repeated START condition. After this period, the first clock is generated.	600		160		ns
$t_{\text{(SUSTA)}}$	Repeated START condition setup time	600		160		ns
$t_{\text{(SUSTO)}}$	STOP condition setup time	600		160		ns
$t_{\text{(HDDAT)}}$	Data hold time	0	900	0	90	ns
$t_{\text{(SUDAT)}}$	Data setup time	100		10		ns
$t_{\text{(LOW)}}$	SCL clock LOW period	1300		250		ns
$t_{\text{(HIGH)}}$	SCL clock HIGH period	600		60		ns
$t_{\text{F DA}}$	Data fall time		300		150	ns
$t_{\text{F CL}}$	Clock fall time		300		40	ns
$t_{\text{R CL}}$	Clock rise time		300		40	ns
$t_{\text{R CL}}$	Clock rise time for SCLK $\leq 100\text{kHz}$		1000			ns

(1) Values based on a statistical analysis of a one-time sample of devices. Minimum and maximum values are not ensured and not production tested.



**Figure 1. Bus Timing Diagram**

## 7.7 Typical Characteristics

At  $T_A = 25^\circ\text{C}$ ,  $V_S = 3.3\text{ V}$ ,  $V_{IN+} = 12\text{ V}$ ,  $V_{SHUNT} = (V_{IN+} - V_{IN-}) = 32\text{ mV}$ ,  $\text{PGA} = /1$ , and  $\text{BRNG} = 1$ , unless otherwise noted.




Figure 2. Frequency Response




Figure 3. ADC Shunt Offset vs Temperature




Figure 4. ADC Shunt Gain Error vs Temperature




Figure 5. ADC Bus Voltage Offset vs Temperature




Figure 6. ADC Bus Gain Error vs Temperature






Figure 7. Integral Nonlinearity vs Input Voltage

**Typical Characteristics (continued)**


At  $T_A = 25^\circ\text{C}$ ,  $V_S = 3.3\text{ V}$ ,  $V_{IN+} = 12\text{ V}$ ,  $V_{SHUNT} = (V_{IN+} - V_{IN-}) = 32\text{ mV}$ ,  $\text{PGA} = /1$ , and  $\text{BRNG} = 1$ , unless otherwise noted.




**Figure 8. Input Currents With Large Differential Voltages ( $V_{IN+}$  at 12 V, Sweep Of  $V_{IN-}$ )**




**Figure 9. Active  $I_Q$  vs Temperature**



**Figure 10. Shutdown  $I_Q$  vs Temperature**



**Figure 11. Active  $I_Q$  vs  $I^2\text{C}$  Clock Frequency**



**Figure 12. Shutdown  $I_Q$  vs  $I^2\text{C}$  Clock Frequency**




## 8 Detailed Description

### 8.1 Overview

The INA219 is a digital current sense amplifier with an I<sup>2</sup>C- and SMBus-compatible interface. It provides digital current, voltage, and power readings necessary for accurate decision-making in precisely-controlled systems. Programmable registers allow flexible configuration for measurement resolution as well as continuous-versus-triggered operation. Detailed register information appears at the end of this data sheet, beginning with Table 2. See the *Functional Block Diagram* section for a block diagram of the INA219 device.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Basic ADC Functions


The two analog inputs to the INA219, IN+ and IN–, connect to a shunt resistor in the bus of interest. The INA219 is typically powered by a separate supply from 3 to 5.5 V. The bus being sensed can vary from 0 to 26 V. There are no special considerations for power-supply sequencing (for example, a bus voltage can be present with the supply voltage off, and vice-versa). The INA219 senses the small drop across the shunt for shunt voltage, and senses the voltage with respect to ground from IN– for the bus voltage. Figure 13 shows this operation.

When the INA219 is in the normal operating mode (that is, MODE bits of the Configuration register are set to 111), it continuously converts the shunt voltage up to the number set in the shunt voltage averaging function (Configuration register, SADC bits). The device then converts the bus voltage up to the number set in the bus voltage averaging (Configuration register, BADC bits). The Mode control in the Configuration register also permits selecting modes to convert only voltage or current, either continuously or in response to an event (triggered).

All current and power calculations are performed in the background and do not contribute to conversion time; conversion times shown in the *Electrical Characteristics*: can be used to determine the actual conversion time.

Power-Down mode reduces the quiescent current and turns off current into the INA219 inputs, avoiding any supply drain. Full recovery from Power-Down requires 40 μs. ADC Off mode (set by the Configuration register, MODE bits) stops all conversions.

Writing any of the triggered convert modes into the Configuration register (even if the desired mode is already programmed into the register) triggers a single-shot conversion. Table 6 lists the triggered convert mode settings.

**Feature Description (continued)**

**Figure 13. INA219 Configured for Shunt and Bus Voltage Measurement**

Although the INA219 can be read at any time, and the data from the last conversion remain available, the conversion ready bit (Status register, CNVR bit) is provided to help coordinate one-shot or triggered conversions. The conversion ready bit is set after all conversions, averaging, and multiplication operations are complete.

The conversion ready bit clears under any of these conditions:

- Writing to the Configuration register, except when configuring the MODE bits for power down or ADC off (disable) modes
- Reading the Status register
- Triggering a single-shot conversion with the convert pin

**8.3.1.1 Power Measurement**

Current and bus voltage are converted at different points in time, depending on the resolution and averaging mode settings. For instance, when configured for 12-bit and 128 sample averaging, up to 68 ms in time between sampling these two values is possible. Again, these calculations are performed in the background and do not add to the overall conversion time.

**8.3.1.2 PGA Function**

If larger full-scale shunt voltages are desired, the INA219 provides a PGA function that increases the full-scale range up to 2, 4, or 8 times (320 mV). Additionally, the bus voltage measurement has two full-scale ranges: 16 or 32 V.

**8.3.1.3 Compatibility With TI Hot Swap Controllers**

The INA219 is designed for compatibility with hot swap controllers such as the TI [TPS2490](#). The TPS2490 uses a high-side shunt with a limit at 50 mV; the INA219 full-scale range of 40 mV enables the use of the same shunt for current sensing below this limit. When sensing is required at (or through) the 50-mV sense point of the TPS2490, the PGA of the INA219 can be set to /2 to provide an 80-mV full-scale range.

## 8.4 Device Functional Modes

### 8.4.1 Filtering and Input Considerations

Measuring current is often noisy, and such noise can be difficult to define. The INA219 offers several options for filtering by choosing resolution and averaging in the Configuration register. These filtering options can be set independently for either voltage or current measurement.

The internal ADC is based on a delta-sigma ( $\Delta\Sigma$ ) front-end with a 500-kHz ( $\pm 30\%$ ) typical sampling rate. This architecture has good inherent noise rejection; however, transients that occur at or very close to the sampling rate harmonics can cause problems. Because these signals are at 1 MHz and higher, they can be dealt with by incorporating filtering at the input of the INA219. The high frequency enables the use of low-value series resistors on the filter for negligible effects on measurement accuracy. In general, filtering the INA219 input is only necessary if there are transients at exact harmonics of the 500-kHz ( $\pm 30\%$ ) sampling rate ( $>1$  MHz). Filter using the lowest possible series resistance and ceramic capacitor. Recommended values are 0.1 to 1  $\mu\text{F}$ . Figure 14 shows the INA219 with an additional filter added at the input.




Figure 14. INA219 With Input Filtering

Overload conditions are another consideration for the INA219 inputs. The INA219 inputs are specified to tolerate 26 V across the inputs. A large differential scenario might be a short to ground on the load side of the shunt. This type of event can result in full power-supply voltage across the shunt (as long the power supply or energy storage capacitors support it). It must be remembered that removing a short to ground can result in inductive kickbacks that could exceed the 26-V differential and common-mode rating of the INA219. Inductive kickback voltages are best dealt with by zener-type transient-absorbing devices combined with sufficient energy storage capacitance.

In applications that do not have large energy storage electrolytics on one or both sides of the shunt, an input overstress condition may result from an excessive  $dV/dt$  of the voltage applied to the input. A hard physical short is the most likely cause of this event, particularly in applications with no large electrolytics present. This problem occurs because an excessive  $dV/dt$  can activate the ESD protection in the INA219 in systems where large currents are available. Testing has demonstrated that the addition of 10- $\Omega$  resistors in series with each input of the INA219 sufficiently protects the inputs against  $dV/dt$  failure up to the 26-V rating of the INA219. These resistors have no significant effect on accuracy.

## 8.5 Programming

An important aspect of the INA219 device is that it measure current or power if it is programmed based on the system. The device measures both the differential voltage applied between the IN+ and IN- input pins and the voltage at IN- pin. In order for the device to report both current and power values, the user must program the resolution of the Current Register (04h) and the value of the shunt resistor ( $R_{SHUNT}$ ) present in the application to develop the differential voltage applied between the input pins. Both the Current\_LSB and shunt resistor value are used in the calculation of the Calibration Register value that the device uses to calculate the corresponding current and power values based on the measured shunt and bus voltages.

After programming the Calibration Register, the Current Register (04h) and Power Register (03h) update accordingly based on the corresponding shunt voltage and bus voltage measurements. Until the Calibration Register is programmed, the Current Register (04h) and Power Register (03h) remain at zero.

### 8.5.1 Programming the Calibration Register

The Calibration Register is calculated based on [Equation 1](#). This equation includes the term Current\_LSB, which is the programmed value for the LSB for the Current Register (04h). The user uses this value to convert the value in the Current Register (04h) to the actual current in amperes. The highest resolution for the Current Register (04h) can be obtained by using the smallest allowable Current\_LSB based on the maximum expected current as shown in [Equation 2](#). While this value yields the highest resolution, it is common to select a value for the Current\_LSB to the nearest round number above this value to simplify the conversion of the Current Register (04h) and Power Register (03h) to amperes and watts respectively. The  $R_{SHUNT}$  term is the value of the external shunt used to develop the differential voltage across the input pins. The Power Register (03h) is internally set to be 20 times the programmed Current\_LSB see [Equation 3](#).

$$\text{Cal} = \text{trunc} \left[ \frac{0.04096}{\text{Current\_LSB} \times R_{SHUNT}} \right]$$

where

- 0.04096 is an internal fixed value used to ensure scaling is maintained properly (1)

$$\text{Current\_LSB} = \frac{\text{Maximum Expected Current}}{2^{15}} \quad (2)$$

$$\text{Power\_LSB} = 20 \text{ Current\_LSB} \quad (3)$$

Shunt voltage is calculated by multiplying the Shunt Voltage Register contents with the Shunt Voltage LSB of 10  $\mu\text{V}$ .

The Bus Voltage register bits are not right-aligned. In order to compute the value of the Bus Voltage, Bus Voltage Register contents must be shifted right by three bits. This shift puts the BD0 bit in the LSB position so that the contents can be multiplied by the Bus Voltage LSB of 4-mV to compute the bus voltage measured by the device.

After programming the Calibration Register, the value expected in the Current Register (04h) can be calculated by multiplying the Shunt Voltage register contents by the Calibration Register and then dividing by 4096 as shown in [Equation 4](#). To obtain a value in amperes the Current register value is multiplied by the programmed Current\_LSB.

$$\text{Current Register} = \frac{\text{Shunt Voltage Register} \times \text{Calibration Register}}{4096} \quad (4)$$

The value expected in the Power register (03h) can be calculated by multiplying the Current register value by the Bus Voltage register value and then dividing by 5000 as shown in [Equation 5](#). Power Register content is multiplied by Power LSB which is 20 times the Current\_LSB for a power value in watts.

$$\text{Power Register} = \frac{\text{Current Register} \times \text{Bus Voltage Register}}{5000} \quad (5)$$

## Programming (continued)

### 8.5.2 Programming the Power Measurement Engine

#### 8.5.2.1 Calibration Register and Scaling

The Calibration Register enables the user to scale the Current Register (04h) and Power Register (03h) to the most useful value for a given application. For example, set the Calibration Register such that the largest possible number is generated in the Current Register (04h) or Power Register (03h) at the expected full-scale point. This approach yields the highest resolution using the previously calculated minimum Current\_LSB in the equation for the Calibration Register. The Calibration Register can also be selected to provide values in the Current Register (04h) and Power Register (03h) that either provide direct decimal equivalents of the values being measured, or yield a round LSB value for each corresponding register. After these choices have been made, the Calibration Register also offers possibilities for end user system-level calibration. After determining the exact current by using an external ammeter, the value of the Calibration Register can then be adjusted based on the measured current result of the INA219 to cancel the total system error as shown in [Equation 6](#).

$$\text{Corrected\_Full\_Scale\_Cal} = \text{trunc} \left( \frac{\text{Cal} \times \text{MeasShuntCurrent}}{\text{INA219\_Current}} \right) \quad (6)$$

#### 8.5.3 Simple Current Shunt Monitor Usage (No Programming Necessary)

The INA219 can be used without any programming if it is only necessary to read a shunt voltage drop and bus voltage with the default 12-bit resolution, 320-mV shunt full-scale range (PGA = /8), 32-V bus full-scale range, and continuous conversion of shunt and bus voltage.

Without programming, current is measured by reading the shunt voltage. The Current register and Power register are only available if the Calibration register contains a programmed value.

#### 8.5.4 Default Settings

The default power-up states of the registers are shown in the [Register Details](#) section of this data sheet. These registers are volatile, and if programmed to other than default values, must be re-programmed at every device power-up. Detailed information on programming the Calibration register specifically is given in the section, [Programming the Calibration Register](#).

#### 8.5.5 Bus Overview

The INA219 offers compatibility with both I<sup>2</sup>C and SMBus interfaces. The I<sup>2</sup>C and SMBus protocols are essentially compatible with one another.

The I<sup>2</sup>C interface is used throughout this data sheet as the primary example, with SMBus protocol specified only when a difference between the two systems is being addressed. Two bidirectional lines, SCL and SDA, connect the INA219 to the bus. Both SCL and SDA are open-drain connections.

The device that initiates the transfer is called a *master*, and the devices controlled by the master are *slaves*. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates START and STOP conditions.

To address a specific device, the master initiates a START condition by pulling the data signal line (SDA) from a HIGH to a LOW logic level while SCL is HIGH. All slaves on the bus shift in the slave address byte on the rising edge of SCL, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA LOW.

Data transfer is then initiated and eight bits of data are sent, followed by an *Acknowledge* bit. During data transfer, SDA must remain stable while SCL is HIGH. Any change in SDA while SCL is HIGH is interpreted as a START or STOP condition.

Once all data have been transferred, the master generates a STOP condition, indicated by pulling SDA from LOW to HIGH while SCL is HIGH. The INA219 includes a 28-ms timeout on its interface to prevent locking up an SMBus.

## Programming (continued)

### 8.5.5.1 Serial Bus Address

To communicate with the INA219, the master must first address slave devices through a slave address byte. The slave address byte consists of seven address bits, and a direction bit indicating the intent of executing a read or write operation.

The INA219 has two address pins, A0 and A1. [Table 1](#) describes the pin logic levels for each of the 16 possible addresses. The state of pins A0 and A1 is sampled on every bus communication and should be set before any activity on the interface occurs. The address pins are read at the start of each communication event.

**Table 1. INA219 Address Pins and Slave Addresses**

A1	A0	SLAVE ADDRESS
GND	GND	1000000
GND	V <sub>S+</sub>	1000001
GND	SDA	1000010
GND	SCL	1000011
V <sub>S+</sub>	GND	1000100
V <sub>S+</sub>	V <sub>S+</sub>	1000101
V <sub>S+</sub>	SDA	1000110
V <sub>S+</sub>	SCL	1000111
SDA	GND	1001000
SDA	V <sub>S+</sub>	1001001
SDA	SDA	1001010
SDA	SCL	1001011
SCL	GND	1001100
SCL	V <sub>S+</sub>	1001101
SCL	SDA	1001110
SCL	SCL	1001111

### 8.5.5.2 Serial Interface

The INA219 operates only as a slave device on the I<sup>2</sup>C bus and SMBus. Connections to the bus are made through the open-drain I/O lines SDA and SCL. The SDA and SCL pins feature integrated spike suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The INA219 supports the transmission protocol for fast (1- to 400-kHz) and high-speed (1-kHz to 2.56-MHz) modes. All data bytes are transmitted most significant byte first.

### 8.5.6 Writing to and Reading from the INA219


Accessing a particular register on the INA219 is accomplished by writing the appropriate value to the register pointer. Refer to [Table 2](#) for a complete list of registers and corresponding addresses. The value for the register pointer as shown in [Figure 18](#) is the first byte transferred after the slave address byte with the R/W bit LOW. Every write operation to the INA219 requires a value for the register pointer.

Writing to a register begins with the first byte transmitted by the master. This byte is the slave address, with the R/W bit LOW. The INA219 then acknowledges receipt of a valid address. The next byte transmitted by the master is the address of the register to which data will be written. This register address value updates the register pointer to the desired register. The next two bytes are written to the register addressed by the register pointer. The INA219 acknowledges receipt of each data byte. The master may terminate data transfer by generating a START or STOP condition.

When reading from the INA219, the last value stored in the register pointer by a write operation determines which register is read during a read operation. To change the register pointer for a read operation, a new value must be written to the register pointer. This write is accomplished by issuing a slave address byte with the R/W bit LOW, followed by the register pointer byte. No additional data are required. The master then generates a START condition and sends the slave address byte with the R/W bit HIGH to initiate the read command. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the register


pointer. This byte is followed by an *Acknowledge* from the master; then the slave transmits the least significant byte. The master acknowledges receipt of the data byte. The master may terminate data transfer by generating a *Not-Acknowledge* after receiving any data byte, or generating a START or STOP condition. If repeated reads from the same register are desired, it is not necessary to continually send the register pointer bytes; the INA219 retains the register pointer value until it is changed by the next write operation.

[Figure 15](#) and [Figure 16](#) show write and read operation timing diagrams, respectively. Note that register bytes are sent most-significant byte first, followed by the least significant byte. [Figure 17](#) shows the timing diagram for the SMBus Alert response operation. [Figure 18](#) shows a typical register pointer configuration.



NOTE (1): The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 1.

**Figure 15. Timing Diagram for Write Word Format**




NOTES: (1) The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 1.

(2) Read data is from the last register pointer location. If a new register is desired, the register pointer must be updated. See Figure 19.

(3) ACK by Master can also be sent.


**Figure 16. Timing Diagram for Read Word Format**





NOTE (1): The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 1.

Figure 17. Timing Diagram for SMBus Alert



NOTE (1): The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 1.

Figure 18. Typical Register Pointer Set

### 8.5.6.1 High-Speed I<sup>2</sup>C Mode

When the bus is idle, both the SDA and SCL lines are pulled high by the pull-up devices. The master generates a start condition followed by a valid serial byte containing high-speed (HS) master code 00001XXX. This transmission is made in fast (400 kbps) or standard (100 kbps) (F/S) mode at no more than 400 kbps. The INA219 does not acknowledge the HS master code, but does recognize it and switches its internal filters to support 2.56 Mbps operation.

The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S mode, except that transmission speeds up to 2.56 Mbps are allowed. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS-mode. A stop condition ends the HS-mode and switches all the internal filters of the INA219 to support the F/S mode. For bus timing, see [Bus Timing Diagram Definitions<sup>\(1\)</sup>](#) and [Figure 1](#).

### 8.5.6.2 Power-Up Conditions

Power-up conditions apply to a software reset through the RST bit (bit 15) in the Configuration register, or the I<sup>2</sup>C bus General Call Reset.

(1) Values based on a statistical analysis of a one-time sample of devices. Minimum and maximum values are not ensured and not production tested.

## 8.6 Register Maps

### 8.6.1 Register Information

The INA219 uses a bank of registers for holding configuration settings, measurement results, maximum/minimum limits, and status information. [Table 2](#) summarizes the INA219 registers; [Functional Block Diagram](#) shows registers.

Register contents are updated 4  $\mu$ s after completion of the write command. Therefore, a 4- $\mu$ s delay is required between completion of a write to a given register and a subsequent read of that register (without changing the pointer) when using SCL frequencies in excess of 1 MHz.

**Table 2. Summary of Register Set**

POINTER ADDRESS	REGISTER NAME	FUNCTION	POWER-ON RESET		TYPE <sup>(1)</sup>
			BINARY	HEX	
00	Configuration	All-register reset, settings for bus voltage range, PGA Gain, ADC resolution/averaging.	00111001 10011111	399F	R/W
01	Shunt voltage	Shunt voltage measurement data.	Shunt voltage	—	R
02	Bus voltage	Bus voltage measurement data.	Bus voltage	—	R
03	Power <sup>(2)</sup>	Power measurement data.	00000000 00000000	0000	R
04	Current <sup>(2)</sup>	Contains the value of the current flowing through the shunt resistor.	00000000 00000000	0000	R
05	Calibration	Sets full-scale range and LSB of current and power measurements. Overall system calibration.	00000000 00000000	0000	R/W

(1) Type: R = Read only, R/W = Read/Write.

(2) The Power register and Current register default to 0 because the Calibration register defaults to 0, yielding a zero current value until the Calibration register is programmed.

## 8.6.2 Register Details

All INA219 16-bit registers are actually two 8-bit bytes through the I<sup>2</sup>C interface.

### 8.6.2.1 Configuration Register (address = 00h) [reset = 399Fh]

**Figure 19. Configuration Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RST	—	BRNG	PG1	PG0	BADC 4	BADC 3	BADC 2	BADC 1	SADC 4	SADC 3	SADC 2	SADC 1	MODE 3	MODE 2	MODE 1
R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**Table 3. Bit Descriptions**

**RST:**                    **Reset Bit**

Bit 15                    Setting this bit to '1' generates a system reset that is the same as power-on reset. Resets all registers to default values; this bit self-clears.

**BRNG:**                **Bus Voltage Range**

Bit 13                    0 = 16V FSR  
1 = 32V FSR (default value)

**PG:**                    **PGA (Shunt Voltage Only)**

Bits 11, 12              Sets PGA gain and range. Note that the PGA defaults to ÷8 (320mV range). [Table 4](#) shows the gain and range for the various product gain settings.

**Table 4. PG Bit Settings<sup>(1)</sup>**

PG1	PG0	GAIN	Range
0	0	1	±40 mV
0	1	/2	±80 mV
1	0	/4	±160 mV
1	1	/8	±320 mV

(1) Shaded values are default.

**BADC:**                **BADC Bus ADC Resolution/Averaging**

Bits 7–10                These bits adjust the Bus ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used when averaging results for the Bus Voltage Register (02h).

**SADC:**
**SADC Shunt ADC Resolution/Averaging**

Bits 3–6

These bits adjust the Shunt ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used when averaging results for the Shunt Voltage Register (01h).  
 BADC (Bus) and SADC (Shunt) ADC resolution/averaging and conversion time settings are shown in [Table 5](#).

**Table 5. ADC Settings<sup>(1)</sup>**

ADC4	ADC3	ADC2	ADC1	Mode/Samples	Conversion Time
0	X <sup>(2)</sup>	0	0	9 bit	84 μs
0	X <sup>(2)</sup>	0	1	10 bit	148 μs
0	X <sup>(2)</sup>	1	0	11 bit	276 μs
0	X <sup>(2)</sup>	1	1	12 bit	532 μs
1	0	0	0	12 bit	532 μs
1	0	0	1	2	1.06 ms
1	0	1	0	4	2.13 ms
1	0	1	1	8	4.26 ms
1	1	0	0	16	8.51 ms
1	1	0	1	32	17.02 ms
1	1	1	0	64	34.05 ms
1	1	1	1	128	68.10 ms

(1) Shaded values are default.

(2) X = Don't care

**MODE:**
**Operating Mode**

Bits 0–2

Selects continuous, triggered, or power-down mode of operation. These bits default to continuous shunt and bus measurement mode. The mode settings are shown in [Table 6](#).

**Table 6. Mode Settings<sup>(1)</sup>**

MODE3	MODE2	MODE1	MODE
0	0	0	Power-down
0	0	1	Shunt voltage, triggered
0	1	0	Bus voltage, triggered
0	1	1	Shunt and bus, triggered
1	0	0	ADC off (disabled)
1	0	1	Shunt voltage, continuous
1	1	0	Bus voltage, continuous
1	1	1	Shunt and bus, continuous

(1) Shaded values are default.

**8.6.3 Data Output Registers**
**8.6.3.1 Shunt Voltage Register (address = 01h)**

The Shunt Voltage register stores the current shunt voltage reading,  $V_{SHUNT}$ . Shunt Voltage register bits are shifted according to the PGA setting selected in the Configuration register (00h). When multiple sign bits are present, they will all be the same value. Negative numbers are represented in 2's complement format. Generate the 2's complement of a negative number by complementing the absolute value binary number and adding 1. Extend the sign, denoting a negative number by setting the MSB = 1. Extend the sign to any additional sign bits to form the 16-bit word.

Example: For a value of  $V_{SHUNT} = -320$  mV:

1. Take the absolute value (include accuracy to 0.01 mV) → 320.00
2. Translate this number to a whole decimal number → 32000
3. Convert it to binary → 111 1101 0000 0000

4. Complement the binary result : 000 0010 1111 1111
5. Add 1 to the Complement to create the Two's Complement formatted result → 000 0011 0000 0000
6. Extend the sign and create the 16-bit word: 1000 0011 0000 0000 = 8300h (Remember to extend the sign to all sign-bits, as necessary based on the PGA setting.)

At PGA = /8, full-scale range = ±320 mV (decimal = 32000). For  $V_{SHUNT} = +320$  mV, Value = 7D00h; For  $V_{SHUNT} = -320$  mV, Value = 8300h; and LSB = 10µV.

**Figure 20. Shunt Voltage Register at PGA = /8**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN	SD14 <sub>8</sub>	SD13 <sub>8</sub>	SD12 <sub>8</sub>	SD11 <sub>8</sub>	SD10 <sub>8</sub>	SD9 <sub>8</sub>	SD8 <sub>8</sub>	SD7 <sub>8</sub>	SD6 <sub>8</sub>	SD5 <sub>8</sub>	SD4 <sub>8</sub>	SD3 <sub>8</sub>	SD2 <sub>8</sub>	SD1 <sub>8</sub>	SD0 <sub>8</sub>

At PGA = /4, full-scale range = ±160 mV (decimal = 16000). For  $V_{SHUNT} = +160$  mV, Value = 3E80h; For  $V_{SHUNT} = -160$  mV, Value = C180h; and LSB = 10µV.

**Figure 21. Shunt Voltage Register at PGA = /4**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN	SIGN	SD13 <sub>4</sub>	SD12 <sub>4</sub>	SD11 <sub>4</sub>	SD10 <sub>4</sub>	SD9 <sub>4</sub>	SD8 <sub>4</sub>	SD7 <sub>4</sub>	SD6 <sub>4</sub>	SD5 <sub>4</sub>	SD4 <sub>4</sub>	SD3 <sub>4</sub>	SD2 <sub>4</sub>	SD1 <sub>4</sub>	SD0 <sub>4</sub>

At PGA = /2, full-scale range = ±80 mV (decimal = 8000). For  $V_{SHUNT} = +80$  mV, Value = 1F40h; For  $V_{SHUNT} = -80$  mV, Value = E0C0h; and LSB = 10µV.

**Figure 22. Shunt Voltage Register at PGA = /2**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN	SIGN	SIGN	SD12 <sub>2</sub>	SD11 <sub>2</sub>	SD10 <sub>2</sub>	SD9 <sub>2</sub>	SD8 <sub>2</sub>	SD7 <sub>2</sub>	SD6 <sub>2</sub>	SD5 <sub>2</sub>	SD4 <sub>2</sub>	SD3 <sub>2</sub>	SD2 <sub>2</sub>	SD1 <sub>2</sub>	SD0 <sub>2</sub>

At PGA = /1, full-scale range = ±40 mV (decimal = 4000). For  $V_{SHUNT} = +40$  mV, Value = 0FA0h; For  $V_{SHUNT} = -40$  mV, Value = F060h; and LSB = 10µV.

**Figure 23. Shunt Voltage Register at PGA = /1**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SIGN	SIGN	SIGN	SIGN	SD11 <sub>1</sub>	SD10 <sub>1</sub>	SD9 <sub>1</sub>	SD8 <sub>1</sub>	SD7 <sub>1</sub>	SD6 <sub>1</sub>	SD5 <sub>1</sub>	SD4 <sub>1</sub>	SD3 <sub>1</sub>	SD2 <sub>1</sub>	SD1 <sub>1</sub>	SD0 <sub>1</sub>

**Table 7. Shunt Voltage Register Format<sup>(1)</sup>**

V <sub>SHUNT</sub> Reading (mV)	Decimal Value	PGA = /8 (D15:D0)	PGA = /4 (D15:D0)	PGA = /2 (D15:D0)	PGA = /1 (D15:D0)
320.02	32002	0111 1101 0000 0000	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
320.01	32001	0111 1101 0000 0000	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
320.00	32000	0111 1101 0000 0000	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
319.99	31999	0111 1100 1111 1111	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
319.98	31998	0111 1100 1111 1110	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
⋮	⋮	⋮	⋮	⋮	⋮
160.02	16002	0011 1110 1000 0010	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
160.01	16001	0011 1110 1000 0001	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
160.00	16000	0011 1110 1000 0000	0011 1110 1000 0000	0001 1111 0100 0000	0000 1111 1010 0000
159.99	15999	0011 1110 0111 1111	0011 1110 0111 1111	0001 1111 0100 0000	0000 1111 1010 0000
159.98	15998	0011 1110 0111 1110	0011 1110 0111 1110	0001 1111 0100 0000	0000 1111 1010 0000
⋮	⋮	⋮	⋮	⋮	⋮
80.02	8002	0001 1111 0100 0010	0001 1111 0100 0010	0001 1111 0100 0000	0000 1111 1010 0000
80.01	8001	0001 1111 0100 0001	0001 1111 0100 0001	0001 1111 0100 0000	0000 1111 1010 0000
80.00	8000	0001 1111 0100 0000	0001 1111 0100 0000	0001 1111 0100 0000	0000 1111 1010 0000
79.99	7999	0001 1111 0011 1111	0001 1111 0011 1111	0001 1111 0011 1111	0000 1111 1010 0000
79.98	7998	0001 1111 0011 1110	0001 1111 0011 1110	0001 1111 0011 1110	0000 1111 1010 0000
⋮	⋮	⋮	⋮	⋮	⋮
40.02	4002	0000 1111 1010 0010	0000 1111 1010 0010	0000 1111 1010 0010	0000 1111 1010 0000
40.01	4001	0000 1111 1010 0001	0000 1111 1010 0001	0000 1111 1010 0001	0000 1111 1010 0000
40.00	4000	0000 1111 1010 0000	0000 1111 1010 0000	0000 1111 1010 0000	0000 1111 1010 0000
39.99	3999	0000 1111 1001 1111	0000 1111 1001 1111	0000 1111 1001 1111	0000 1111 1001 1111
39.98	3998	0000 1111 1001 1110	0000 1111 1001 1110	0000 1111 1001 1110	0000 1111 1001 1110
⋮	⋮	⋮	⋮	⋮	⋮
0.02	2	0000 0000 0000 0010	0000 0000 0000 0010	0000 0000 0000 0010	0000 0000 0000 0010
0.01	1	0000 0000 0000 0001	0000 0000 0000 0001	0000 0000 0000 0001	0000 0000 0000 0001
0	0	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000
-0.01	-1	1111 1111 1111 1111	1111 1111 1111 1111	1111 1111 1111 1111	1111 1111 1111 1111
-0.02	-2	1111 1111 1111 1110	1111 1111 1111 1110	1111 1111 1111 1110	1111 1111 1111 1110
⋮	⋮	⋮	⋮	⋮	⋮
-39.98	-3998	1111 0000 0110 0010	1111 0000 0110 0010	1111 0000 0110 0010	1111 0000 0110 0010
-39.99	-3999	1111 0000 0110 0001	1111 0000 0110 0001	1111 0000 0110 0001	1111 0000 0110 0001
-40.00	-4000	1111 0000 0110 0000	1111 0000 0110 0000	1111 0000 0110 0000	1111 0000 0110 0000
-40.01	-4001	1111 0000 0101 1111	1111 0000 0101 1111	1111 0000 0101 1111	1111 0000 0110 0000
-40.02	-4002	1111 0000 0101 1110	1111 0000 0101 1110	1111 0000 0101 1110	1111 0000 0110 0000
⋮	⋮	⋮	⋮	⋮	⋮
-79.98	-7998	1110 0000 1100 0010	1110 0000 1100 0010	1110 0000 1100 0010	1111 0000 0110 0000
-79.99	-7999	1110 0000 1100 0001	1110 0000 1100 0001	1110 0000 1100 0001	1111 0000 0110 0000
-80.00	-8000	1110 0000 1100 0000	1110 0000 1100 0000	1110 0000 1100 0000	1111 0000 0110 0000
-80.01	-8001	1110 0000 1011 1111	1110 0000 1011 1111	1110 0000 1100 0000	1111 0000 0110 0000
-80.02	-8002	1110 0000 1011 1110	1110 0000 1011 1110	1110 0000 1100 0000	1111 0000 0110 0000
⋮	⋮	⋮	⋮	⋮	⋮
-159.98	-15998	1100 0001 1000 0010	1100 0001 1000 0010	1110 0000 1100 0000	1111 0000 0110 0000
-159.99	-15999	1100 0001 1000 0001	1100 0001 1000 0001	1110 0000 1100 0000	1111 0000 0110 0000
-160.00	-16000	1100 0001 1000 0000	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000
-160.01	-16001	1100 0001 0111 1111	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000
-160.02	-16002	1100 0001 0111 1110	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000
⋮	⋮	⋮	⋮	⋮	⋮
-319.98	-31998	1000 0011 0000 0010	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000
-319.99	-31999	1000 0011 0000 0001	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000
-320.00	-32000	1000 0011 0000 0000	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000
-320.01	-32001	1000 0011 0000 0000	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000
-320.02	-32002	1000 0011 0000 0000	1100 0001 1000 0000	1110 0000 1100 0000	1111 0000 0110 0000

(1) Out-of-range values are shown in gray shading.

### 8.6.3.2 Bus Voltage Register (address = 02h)

The Bus Voltage register stores the most recent bus voltage reading,  $V_{BUS}$ .

At full-scale range = 32 V (decimal = 8000, hex = 1F40), and LSB = 4 mV.

**Figure 24. Bus Voltage Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BD12	BD11	BD10	BD9	BD8	BD7	BD6	BD5	BD4	BD3	BD2	BD1	BD0	—	CNVR	OVF

At full-scale range = 16 V (decimal = 4000, hex = 0FA0), and LSB = 4 mV.

**CNVR: Conversion Ready**

Bit 1

Although the data from the last conversion can be read at any time, the INA219 Conversion Ready bit (CNVR) indicates when data from a conversion is available in the data output registers. The CNVR bit is set after all conversions, averaging, and multiplications are complete. CNVR will clear under the following conditions:

- 1.) Writing a new mode into the Operating Mode bits in the Configuration Register (except for Power-Down or Disable)
- 2.) Reading the Power Register

**OVF: Math Overflow Flag**

Bit 0

The Math Overflow Flag (OVF) is set when the Power or Current calculations are out of range. It indicates that current and power data may be meaningless.

### 8.6.3.3 Power Register (address = 03h) [reset = 00h]

Full-scale range and LSB are set by the Calibration register. See the [Programming the Calibration Register](#).

**Figure 25. Power Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

The Power register records power in watts by multiplying the values of the current with the value of the bus voltage according to the equation [Equation 5](#):

### 8.6.3.4 Current Register (address = 04h) [reset = 00h]

Full-scale range and LSB depend on the value entered in the Calibration register. See [Programming the Calibration Register](#) for more information. Negative values are stored in 2's complement format.

**Figure 26. Current Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CSIGN	CD14	CD13	CD12	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD0
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

The value of the Current register is calculated by multiplying the value in the Shunt Voltage register with the value in the Calibration register according to the [Equation 4](#):

## 8.6.4 Calibration Register

### 8.6.4.1 Calibration Register (address = 05h) [reset = 00h]

Current and power calibration are set by bits FS15 to FS1 of the Calibration register. Note that bit FS0 is not used in the calculation. This register sets the current that corresponds to a full-scale drop across the shunt. Full-scale range and the LSB of the current and power measurement depend on the value entered in this register. See the [Programming the Calibration Register](#). This register is suitable for use in overall system calibration. Note that the 0 POR values are all default.

**Figure 27. Calibration Register<sup>(1)</sup>**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FS15	FS14	FS13	FS12	FS11	FS10	FS9	FS8	FS7	FS6	FS5	FS4	FS3	FS2	FS1	FS0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

(1) FS0 is a *void* bit and will always be 0. It is not possible to write a 1 to FS0. CALIBRATION is the value stored in FS15:FS1.



## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The INA219 is a current shunt and power monitor with an I<sup>2</sup>C- and SMBus-compatible interface. The device monitors both a shunt voltage drop and bus supply voltage. Programmable calibration value, combined with an internal multiplier, enable readouts of current and power.

### 9.2 Typical Application

Figure 28 shows a typical application circuit for the INA219. Use a 0.1- $\mu$ F ceramic capacitor for power-supply bypassing, placed as closely as possible to the supply and ground pins.

The input filter circuit consisting of  $R_{F1}$ ,  $R_{F2}$ , and  $C_F$  is not necessary in most applications. If the need for filtering is unknown, reserve board space for the components and install 0- $\Omega$  resistors for  $R_{F1}$  and  $R_{F2}$  and leave  $C_F$  unpopulated, unless a filter is needed (see [Filtering and Input Considerations](#)).

The pull-up resistors shown on the SDA and SCL lines are not needed if there are pullup resistors on these same lines elsewhere in the system. Resistor values shown are typical: consult either the I<sup>2</sup>C or SMBus specification to determine the acceptable minimum or maximum values and also refer to the [Specifications](#) for Output Current Limitations.




Figure 28. Typical Application Circuit

#### 9.2.1 Design Requirements

The INA219 measures the voltage across a current-sensing resistor ( $R_{SHUNT}$ ) when current passes through the resistor. The device also measures the bus supply voltage, and calculates power when calibrated. This section goes through the steps to program the device for power measurements, and shows the register results [Table 8](#).


The Conditions for the example circuit is: Maximum expected load current = 15 A, Nominal load current = 10 A,  $V_{CM} = 12$  V,  $R_{SHUNT} = 2$  m $\Omega$ ,  $V_{SHUNT}$  FSR = 40 mV (PGA = /1), and BRNG = 0 (VBUS range = 16 V).

#### 9.2.2 Detailed Design Procedure

Figure 29 shows a nominal 10-A load that creates a differential voltage of 20 mV across a 2-m $\Omega$  shunt resistor. The common mode is at 12 volts and the voltage present at the IN- pin is equal to the common-mode voltage minus the differential drop across the resistor.

**Typical Application (continued)**

For this example, the minimum-current LSB is calculated to be 457.78  $\mu\text{A/bit}$ , assuming a maximum expected current of 15 A using Equation 2. This value is rounded up to 1 mA/bit and is chosen for the current LSB. Setting the current LSB to this value allows for sufficient precision while serving to simplify the math as well. Using Equation 1 results in a calibration value of 20480 (5000h). This value is then programmed into the Calibration register.



**Figure 29. Example Circuit Configuration**

The bus voltage is internally measured at the IN– pin to calculate the voltage level delivered to the load. The Bus Voltage register bits are not right-aligned; therefore, they must be shifted right by three bits. Multiply the shifted contents by the 4-mV LSB to compute the bus voltage measured by the device in volts. The shifted value of the Bus Voltage register contents is equal to BB3h, the decimal equivalent of 2995. This value of 2995 is multiplied by the 4-mV LSB, and results in a value of 11.98 V. As shown, the voltage at the IN– pin is 11.98 V. For a 40-mV, full-scale range, this small difference is not a significant deviation from the 12-V common-mode voltage. However, at larger full-scale ranges, this deviation can be much larger.

The Current register content is internally calculated using Equation 4, and the result of 10000 (2710h) is automatically loaded into the register. Current in amperes is equal to 1 mA/bit times 10000, and results in a 10-A load current.

The Power register content is internally calculated using Equation 5 and the result of 5990 (1766h) is automatically loaded into the register. Multiplying this result by the Power register LSB  $20 \times 10^{-3}$  (20 times  $1 \times 10^{-3}$  current LSB using Equation 3), results in a power calculation of  $5990 \times 20 \text{ mW/bit}$ , and equals 119.8 W. This result matches what is expected for this register. A calculation for the power delivered to the load uses 11.98 V (12 VCM – 20-mV shunt drop) multiplied by the load current of 10 A to give a 119.8-W result.

**9.2.2.1 Register Results for the Example Circuit**

Table 8 shows the register readings for the Calibration example.

**Table 8. Register Results<sup>(1)</sup>**

REGISTER NAME	ADDRESS	CONTENTS	ADJ	DEC	LSB	VALUE
Configuration	00h	019Fh				
Shunt	01h	07D0h		2000	10 $\mu\text{V}$	20 mV
Bus	02h	5D98h	0BB3	2995	4 mV	11.98 V
Calibration	05h	5000h		20480		
Current	04h	2710h		10000	1 mA	10.0 A
Power	03h	1766h		5990	20 mW	119.8 W

(1) Conditions: load = 10 A,  $V_{\text{CM}} = 12 \text{ V}$ ,  $R_{\text{SHUNT}} = 2 \text{ m}\Omega$ ,  $V_{\text{SHUNT FSR}} = 40 \text{ mV}$ , and  $V_{\text{BUS}} = V_{\text{IN-}}$ , BRNG = 0 (VBUS range = 16 V).

## 10 Power Supply Recommendations

The input circuitry of the device can accurately measure signals on common-mode voltages beyond its power supply voltage,  $V_S$ . For example, the voltage applied to the  $V_S$  power supply terminal can be 5 V, whereas the load power-supply voltage being monitored (the common-mode voltage) can be as high as 26 V. Note also that the device can withstand the full 0-V to 26-V range at the input terminals, regardless of whether the device has power applied or not.

Place the required power-supply bypass capacitors as close as possible to the supply and ground terminals of the device to ensure stability. A typical value for this supply bypass capacitor is 0.1  $\mu\text{F}$ . Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.

## 11 Layout

### 11.1 Layout Guidelines

Connect the input pins (IN+ and IN-) to the sensing resistor using a Kelvin connection or a 4-wire connection. These connection techniques ensure that only the current-sensing resistor impedance is detected between the input pins. Poor routing of the current-sensing resistor commonly results in additional resistance present between the input pins. Given the very low ohmic value of the current-sensing resistor, any additional high-current carrying impedance causes significant measurement errors. Place the power-supply bypass capacitor as close as possible to the supply and ground pins.

### 11.2 Layout Example




Figure 30. Recommended Layout

## 12 器件和文档支持

### 12.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.2 商标

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 12.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA219AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I219A	<a href="#">Samples</a>
INA219AIDCNR	ACTIVE	SOT-23	DCN	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A219	<a href="#">Samples</a>
INA219AIDCNT	ACTIVE	SOT-23	DCN	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	A219	<a href="#">Samples</a>
INA219AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I219A	<a href="#">Samples</a>
INA219BID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I219B	<a href="#">Samples</a>
INA219BIDCNR	ACTIVE	SOT-23	DCN	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	B219	<a href="#">Samples</a>
INA219BIDCNT	ACTIVE	SOT-23	DCN	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	B219	<a href="#">Samples</a>
INA219BIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	I219B	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA219AIDCNR	SOT-23	DCN	8	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA219AIDCNT	SOT-23	DCN	8	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA219AIDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
INA219BIDCNR	SOT-23	DCN	8	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA219BIDCNT	SOT-23	DCN	8	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA219BIDR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA219AIDCNR	SOT-23	DCN	8	3000	213.0	191.0	35.0
INA219AIDCNT	SOT-23	DCN	8	250	213.0	191.0	35.0
INA219AIDR	SOIC	D	8	2500	340.5	336.1	25.0
INA219BIDCNR	SOT-23	DCN	8	3000	213.0	191.0	35.0
INA219BIDCNT	SOT-23	DCN	8	250	213.0	191.0	35.0
INA219BIDR	SOIC	D	8	2500	340.5	336.1	25.0




**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
INA219AID	D	SOIC	8	75	507	8	3940	4.32
INA219BID	D	SOIC	8	75	507	8	3940	4.32

DCN (R-PDSO-G8)


PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Package outline exclusive of metal burr & dambar protrusion/intrusion.
  - D. Package outline inclusive of solder plating.
  - E. A visual index feature must be located within the Pin 1 index area.
  - F. Falls within JEDEC MO-178 Variation BA.
  - G. Body dimensions do not include flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司